


Once bittern, twice shy

Revisiting hardware architectures for lazy functional languages with Heron

Craig Ramsay & Rob Stewart

September 2024

Heriot-Watt University






<https://haflang.github.io/history>




Craig 29.5.99 Self portrait.



PiIGRIM
(Programmed)

Reduceron
(Template inst.)

≈ 2010




A map of Europe with three locations highlighted: Ireland (orange), the UK (orange), and Portugal (purple). Three callout boxes are connected to these locations by arrows. The 'PHEONIX (Programmed)' box points to Ireland. The 'PiIGRIM (Programmed)' box points to Portugal. The 'Reduceron (Template inst.)' box points to the UK. A date box in the bottom left indicates the time is approximately 2017.

PHEONIX
(Programmed)

PiIGRIM
(Programmed)

Reduceron
(Template inst.)

≈ 2017



A map of Europe with several regions highlighted in different colors: light blue for Scandinavia and parts of Eastern Europe, purple for Central Europe, orange for the British Isles, and grey for the rest of the continent. Arrows point from these regions to boxes containing project names and descriptions. The boxes are: a blue box for 'Cephalopode (Combinators)' in Scandinavia, a purple box for 'PHEONIX (Programmed)' in Central Europe, a purple box for 'PiIGRIM (Programmed)' in Central Europe, an orange box for 'Reduceron (Template inst.)' in the British Isles, and a blue box for 'Cecil Accetti (Combinators)' in Eastern Europe. A blue box with the text '≈ 2020' is in the bottom left corner.

Cephalopode
(Combinators)

PHEONIX
(Programmed)

PiIGRIM
(Programmed)

Reduceron
(Template inst.)

Cecil Accetti
(Combinators)

≈ 2020

A map of Europe with several regions highlighted in different colors: a light blue region in the north (Scandinavia), an orange region in the west (Ireland and the British Isles), a purple region in the south (Spain and Portugal), and a light blue region in the east (Russia). Arrows connect these regions to labels in colored boxes. A light blue box labeled 'Cephalopode (Combinators)' has an arrow pointing to the light blue region in the north. A purple box labeled 'PHEONIX (Programmed)' has an arrow pointing to the light blue region in the north. An orange box labeled 'Heron (Template inst.)' has an arrow pointing to the orange region in the west. Another orange box labeled 'Reduceron (Template inst.)' has an arrow pointing to the orange region in the west. A purple box labeled 'PiGRIM (Programmed)' has an arrow pointing to the purple region in the south. A light blue box labeled 'Cecil Accetti (Combinators)' has an arrow pointing to the light blue region in the east.

Cephalopode
(Combinators)

PHEONIX
(Programmed)

Heron
(Template inst.)

Reduceron
(Template inst.)

PiGRIM
(Programmed)

Cecil Accetti
(Combinators)

≈ 2022

Cephalopode
(Combinators)

PHEONIX
(Programmed)

Heron
(Template inst.)


PiGRIM
(Programmed)

Reduceron
(Template inst.)

Massimult
(Combinators)

Cecil Accetti
(Combinators)

≈ 2023



HAFLANG Project


Heron

noun [C]

/ˈherən/

A graph reduction processor.

Performs template instantiation in one clock cycle via multiple, wide, multi-ported memories.



°Ramsay and Stewart, "Heron: Modern Graph Reduction Hardware".

Translating functions to templates

1) Source

sum *acc* *xs* = *case* *xs* *of*

[] *->* *acc*

(y:ys) *->* *sum* (*acc* + *y*) *ys*

Translating functions to templates

1) Source



2) Lifted case alts

`sum acc xs = case xs of`

`[] -> acc`

`(y:ys) -> sum (acc + y) ys`

`sum acc xs = case xs of`

`Nil -> altNil acc`

`Cons y ys -> altCons y ys acc`

`altNil acc = acc`

`altCons y ys acc = sum (acc + y) ys`

Translating functions to templates

2) Lifted case alts

$\text{sum acc xs} = \text{case xs of}$

$\text{Nil} \rightarrow \text{altNil acc}$

$\text{Cons } y \text{ ys} \rightarrow \text{altCons } y \text{ ys acc}$

$\text{altNil acc} = \text{acc}$

$\text{altCons } y \text{ ys acc} = \text{sum (acc + y) ys}$

Translating functions to templates

3) Using case tables



2) Lifted case alts

$\text{sum acc xs} = \text{xs} \langle \text{altCon}; \text{altNil} \rangle \text{acc}$

$\text{altNil} \quad \text{acc} = \text{acc}$

$\text{altCon } y \text{ ys } \text{acc} = \text{sum } (\text{acc} + y) \text{ ys}$

$\text{sum acc xs} = \text{case xs of}$

$\text{Nil} \quad \rightarrow \text{altNil} \quad \text{acc}$

$\text{Cons } y \text{ ys} \rightarrow \text{altCons } y \text{ ys } \text{acc}$

$\text{altNil} \quad \text{acc} = \text{acc}$

$\text{altCons } y \text{ ys } \text{acc} = \text{sum } (\text{acc} + y) \text{ ys}$

Translating functions to templates

3) Using case tables

$\text{sum acc xs} = \text{xs} \langle \text{altCon}; \text{altNil} \rangle \text{acc}$

$\text{altNil} \quad \text{acc} = \text{acc}$

$\text{altCon } y \text{ ys acc} = \text{sum (acc + y) ys}$

Translating functions to templates

3) Using case tables



4) Flatten to ANF

$\text{sum acc xs} = \text{xs} \langle \text{altCon}; \text{altNil} \rangle \text{acc}$

$\text{altNil} \quad \text{acc} = \text{acc}$

$\text{altCon } y \text{ ys } \text{acc} = \text{sum } (\text{acc} + y) \text{ ys}$

$\text{sum acc xs} = \text{xs} \langle \text{altCon}; \text{altNil} \rangle \text{acc}$

$\text{altNil} \quad \text{acc} = \text{acc}$

$\text{altCon } y \text{ ys } \text{acc} = \text{let } z = \text{acc} + y$
 $\text{in sum } z \text{ ys}$

Template syntax

$e ::=$	Atoms	$u, v ::=$	Applications
$CON\ a\ n$	(Constructor tag)	$APP\ \bar{e}$	(Normal application)
$ INT\ n$	(Primitive integers)	$ CASE\ c\ \bar{e}$	(App with case table)
$ PRI\ a\ \otimes$	(Primitive operation)	$ PRIM\ n\ \bar{e}$	(PRS candidate)
$ FUN\ s\ a\ n$	(Function pointer)		
$ ARG\ s\ n$	(Argument pointer)	$c ::= TAB\ n$	Case table pointer
$ VAR\ s\ n$	(Application pointer)		
$ REG\ n$	(Primitive register pointer)	$t ::= let\ \bar{u}\ in\ v$	Template

where $n :: Int$, $a :: Arity$, $s :: IsShared$

Template syntax

$e ::=$	Atoms	$u, v ::=$	Applications
$CON\ a\ n$	(Constructor tag)	$APP\ \bar{e}$	(Normal application)
$INT\ n$	(Primitive integers)	$CASE\ c\ \bar{e}$	(App with case table)
$PRI\ a\ \otimes$	(Primitive operation)	$PRIM\ n\ \bar{e}$	(PRS candidate)
$FUN\ s\ a\ n$	(Function pointer)		
$ARG\ s\ n$	(Argument pointer)	$c ::= TAB\ n$	Case table pointer
$VAR\ s\ n$	(Application pointer)		
$REG\ n$	(Primitive register pointer)	$t ::= let\ \bar{u}\ in\ v$	Template

where $n :: Int$, $a :: Arity$, $s :: IsShared$

Template syntax

$e ::=$	Atoms	$u, v ::=$	Applications
$CON\ a\ n$	(Constructor tag)	$APP\ \bar{e}$	(Normal application)
$INT\ n$	(Primitive integers)	$CASE\ c\ \bar{e}$	(App with case table)
$PRI\ a\ \otimes$	(Primitive operation)	$PRIM\ n\ \bar{e}$	(PRS candidate)
$FUN\ s\ a\ n$	(Function pointer)		
$ARG\ s\ n$	(Argument pointer)	$c ::= TAB\ n$	Case table pointer
$VAR\ s\ n$	(Application pointer)		
$REG\ n$	(Primitive register pointer)	$t ::= let\ \bar{u}\ in\ v$	Template

where $n :: Int$, $a :: Arity$, $s :: IsShared$

Template syntax

$e ::=$

Atoms

$CON\ a\ n$	(Constructor tag)
$ INT\ n$	(Primitive integers)
$ PRI\ a\ \otimes$	(Primitive operation)
$ FUN\ s\ a\ n$	(Function pointer)
$ ARG\ s\ n$	(Argument pointer)
$ VAR\ s\ n$	(Application pointer)
$ REG\ n$	(Primitive register pointer)

$u, v ::=$

Applications

$APP\ \bar{e}$	(Normal application)
$ CASE\ c\ \bar{e}$	(App with case table)
$ PRIM\ n\ \bar{e}$	(PRS candidate)

$c ::= TAB\ n$ *Case table pointer*

$t ::= let\ \bar{u}\ in\ v$ *Template*

where $n :: Int$, $a :: Arity$, $s :: IsShared$

Template bounds

```
let  APP [    ARG True 0,      PRI 2 +,      INT 1 ]  
     APP [    FUN True 2 0,    VAR False 0,    ARG False 1 ]  
  
in   APP [    CON 2 0,      ARG True 0,      VAR False 1 ]
```

Template bounds

let APP [ARG True 0, PRI 2 +, INT 1]
APP [FUN True 2 0, VAR False 0, ARG False 1]

in APP [CON 2 0, ARG True 0, VAR False 1]

SpineLen (6)

Instantiate on stack

Template bounds

ApLen (4)

let APP [ARG True 0, PRI 2 +, INT 1]
APP [FUN True 2 0, VAR False 0, ARG False 1]


in APP [CON 2 0, ARG True 0, VAR False 1]

SpineLen (6)

Instantiate on stack


Instantiate on heap


Template bounds




Instantiate on stack

Instantiate on heap





Next reduction rule always*
chosen by matching
top of stack



Atoms

$= FUN_{s \ n}$

$| CON_{a \ n}$


$| VAR_{s \ n}$

$| INT_n$

$| PRI_a \otimes$

$| ARG_{s \ n}$

$| REG_n$



Atoms

$= FUN_{s\ a\ n}$

$| CON_{a\ n}$


$| VAR_{s\ n}$

$| INT_n$

$| PRI_a \otimes$

$| ARG_{s\ n}$

$| REG_n$



Atoms

= $FUN_{s a n}$

| $CON_{a n}$


| $VAR_{s n}$

| INT_n

| $PRI_{a \otimes}$

| $ARG_{s n}$

| REG_n



Atoms

= $FUN_{s\ a\ n}$

| $CON_{a\ n}$


| $VAR_{s\ n}$

| INT_n

| $PRI_a \otimes$

| $ARG_{s\ n}$

| REG_n



Atoms

$= FUN s a n$

| $CON a n$


| $VAR s n$

| $INT n$

| $PRI a \otimes$

| $ARG s n$

| $REG n$



Atoms

= $FUN_{s\ a\ n}$

| $CON_{a\ n}$


| $VAR_{s\ n}$

| INT_n

| $PRI_{a\ \otimes}$


| $ARG_{s\ n}$

| REG_n




Postfix prims for
long spines

$$(f \times y) + (g \times z) \\ \Rightarrow f \times y \times g \times z +$$



...But what about
heap updates?



Avoid most updates via
run-time sharing analysis!

Atoms

$= FUN s a n$

| $CON a n$

| $VAR s n$

| $INT n$

| $PRI a \otimes$

| $ARG s n$


| $REG n$

Cloaca


noun [C]


/kloh-ah-kuh/

*A concurrent hardware
garbage collector for Heron*




°Ramsay and Stewart, "Cloaca: A Concurrent Hardware Garbage Collector for Non-strict Functional Languages".






Stack
(graph roots)

Heap



Stack
(graph roots)


Heap



° Yuasa, "Real-time garbage collection on general-purpose machines".

Stack
(graph roots)

Heap



° Yuasa, "Real-time garbage collection on general-purpose machines".

Challenges for *concurrent software* implementation?

Expect 21% median slowdown for nofib!

1) Allocation depends on GC state

Stop-the-world GC

vs

Concurrent GC

Function alloc (app):

```
| heap[hp] ← app  
| hp++
```

Function alloc (app):

```
| if allocBarrier(gcPhase, hp)  
| then  
|   | tag hp as Marked  
| else  
|   | tag hp as Unmarked  
| heap[hp] ← app  
| hp++
```

2) Non-moving GC needs complex allocation

Stop-the-world GC

vs

Concurrent GC

Function alloc (app):

```
| heap[hp] ← app  
| hp++
```

Function alloc (app):

```
| a ← pop from freelist  
| if allocBarrier(gcPhase, a)  
| then  
|   | tag a as Marked  
| else  
|   | tag a as Unmarked  
| heap[a] ← app
```

3) Prevent graph updates from destroying edges

Stop-the-world GC

vs

Concurrent GC

Function update (nf, a):

└ heap[a] ← nf

Function update (nf, a):

└ if updateBarrier(gcPhase) then
 └ x ← heap[a]
 forall y in x's child pointers do
 └ remember y for marking
└ heap[a] ← nf

Additional hardware-enabled optimisations

Heron's existing dynamic *update avoidance* system...

data Atom

= ...

/ Var Shared Int

/ Arg Shared Int

...

Function unwind (a, shared):

...

...

...

if shared and not NF then

└ push a onto update stack

Heron's existing dynamic *update avoidance* system...

data Atom

= ...

/ Var Shared Int

/ Arg Shared Int

...

Function unwind (a, shared):

...

...

...

if shared and not NF then


└ push a onto update stack

if not shared then


└ dealloc a

... is just one-bit reference counting with a hat on.


Reduction Core




Memory Management




Reduction Core




Memory Management



Reduction Core



Memory Management



```
write a x = do  
  y <- readMem a  
  writeMem a x  
  pure y
```


data GC Node	
=	FreeList Addr
	WorkList Addr
	Marked
	Unmarked


time →


Idle

Running

Mutator
State







Performance

	<i>Peak GHC working set (KB)</i>	<i>GHC Allocations (MB)</i>	<i>LoC</i>
<i>Adjoxo</i>	47	301	72
<i>Braun</i>	46	0	26
<i>Cichelli</i>	52	41	123
<i>Clausify</i>	77	364	69
<i>Countdown</i>	46	54	62
<i>Knuthbendix</i>	105	54	324
<i>Mate</i>	137	430	293
<i>Mss</i>	46	359	13
<i>Ordlist</i>	46	984	28
<i>Permsort</i>	46	2320	10
<i>Queens</i>	55	1038	25
<i>Queens2</i>	47	1084	20
<i>Sumpuz</i>	48	1293	72
<i>Taut</i>	47	236	37
<i>While</i>	46	264	89

	Peak GHC working set (KB)	GHC Allocations (MB)	LoC
Adjoxo	47	301	72
Braun	46	0	26
Cichelli	52	41	123
Clausify	77	364	69
Countdown	46	54	62
Knuthbendix	105	54	324
Mate	137	430	293
Mss	46	359	13
Ordlist	46	984	28
Permsort	46	2320	10
Queens	55	1038	25
Queens2	47	1084	20
Sumpuz	48	1293	72
Taut	47	236	37
While	46	264	89

	Peak GHC working set (KB)	GHC Allocations (MB)	LoC
Adjoxo	47	301	72
Braun	46	0	26
Cichelli	52	41	123
Clausify	77	364	69
Countdown	46	54	62
Knuthbendix	105	54	324
Mate	137	430	293
Mss	46	359	13
Ordlist	46	984	28
Permsort	46	2320	10
Queens	55	1038	25
Queens2	47	1084	20
Sumpuz	48	1293	72
Taut	47	236	37
While	46	264	89

Which Architectures?

Platform	Heron	GHC + Intel i7 1250U	
	Xilinx Alveo U280	Performance	Power-saver

Which Architectures?

	Heron		GHC + Intel i7 1250U	
Platform	Xilinx Alveo U280		Performance	Power-saver
Clock	185 MHz		4.7 GHz	$\approx$ 2 GHz

Which Architectures?

	Heron	GHC + Intel i7 1250U	
Platform	Xilinx Alveo U280	Performance	Power-saver
Clock	185 MHz	4.7 GHz	≈ 2 GHz
Power est.	0.8W dynamic + 3.1 W Static ¹	Cores 15 W or Package 16 W	Cores 2W or Package 6 W


¹Heron only occupies 1.13% of any resource type though!

Which Architectures?


	Heron	GHC + Intel i7 1250U	
Platform	Xilinx Alveo U280	Performance	Power-saver
Clock	185 MHz	4.7 GHz	≈ 2 GHz
Power est.	0.8W dynamic + 3.1 W Static ¹	Cores 15 W or Package 16 W	Cores 2W or Package 6 W
Fabrication	16 nm (FPGA!)	10 nm	10 nm

¹Heron only occupies 1.13% of any resource type though!

Wall-clock times vs GHC -O2



Wall-clock times vs GHC -O0



Reflection

Should we widen the local memory bottleneck at all costs?

Should we widen the local memory bottleneck at all costs?

Heron's single-thread performance is competitive with general purpose CPUs!

Should we widen the local memory bottleneck at all costs?

Heron's single-thread performance is competitive with general purpose CPUs!

*We may have optimised single-thread
performance to the point of limiting a parallel system²...*

²*Context switching is expensive when thread state is leaked out into many memories*

Should we widen the local memory bottleneck at all costs?

Heron's single-thread performance is competitive with general purpose CPUs!

*We may have optimised single-thread
performance to the point of limiting a parallel system²...*

Cephalopode and Heron at the two extremes here.

²*Context switching is expensive when thread state is leaked out into many memories*

How/should we embrace pipelining?

How/should we embrace pipelining?

Non-pipelined core feels natural for template instantiation (or any scheme without an instruction stream)

How/should we embrace pipelining?

Non-pipelined core feels natural for template instantiation (or any scheme without an instruction stream)

Obviously this limits clock frequency...but max clock frequency has been surprisingly fragile and hard to debug

How/should we embrace pipelining?

Non-pipelined core feels natural for template instantiation (or any scheme without an instruction stream)

Obviously this limits clock frequency...but max clock frequency has been surprisingly fragile and hard to debug

Maybe the answer is hardware multi-threading?

Conclusion

*A simple, tiny template instantiation core seems to keep up a modern CPU
running at x10 speed!*

Conclusion

A simple, tiny template instantiation core seems to keep up a modern CPU running at x10 speed!

Assisted by a fully concurrent GC (modulo ≈ 20 cycles per pass).

Requires several hardware tricks unavailable to software implementations.

Conclusion

A simple, tiny template instantiation core seems to keep up a modern CPU running at x10 speed!

Assisted by a fully concurrent GC (modulo ≈ 20 cycles per pass).

Requires several hardware tricks unavailable to software implementations.

Lays a path towards a single-chip multi-core architecture.

Conclusion

A simple, tiny template instantiation core seems to keep up a modern CPU running at x10 speed!

*Assisted by a fully concurrent GC (modulo ≈ 20 cycles per pass).
Requires several hardware tricks unavailable to software implementations.*

Lays a path towards a single-chip multi-core architecture.

*Great to see there is some shared
interest in hardware architectures for FP once again!*

Questions?
