




University of Strathclyde

[illegible]

The *motivation* (the problem & novelty)







	Paradigm	Typing Discipline	Abstraction Level	Hosting Style
--	----------	-------------------	-------------------	---------------

Traditional HDLs


VHDL	Mixed / Synchronous	Strong Typing	RTL	Stand-Alone
Verilog	Mixed / Synchronous	Weak Typing	RTL	Stand-Alone
SystemVerilog	Mixed / Synchronous	Strong Typing	RTL	Stand-Alone


High-Level Synthesis Languages

Vivado HLS	Imperative	Strong Typing	Behavioural	Stand-Alone
------------	------------	---------------	-------------	-------------

Functional HDLs

Lava	Functional	Stronger Typing + Hindley–Milner	Gate	Embedded (Haskell)
ClaSH	Functional	Stronger Typing + Hindley–Milner	RTL	Stand-Alone
II-ware	Functional	Stronger Typing + Dependent Types	Gate	Embedded (Adga)
toatie	Functional	Stronger Typing + Dependent Types	RTL	Stand-Alone





Chapter 4 contribution

A ClaSH case study of an application well-suited for EDSLs:

- Motivates first-class staging
- Motivates dependent types for ergonomics and verification
- Open source low-cost, high-speed, parallel filters for direct RF sampling

The *what*

(technical discussion)

We explore an HDL that can:

Represent circuits **as plain functions**
(needs a stand-alone *compiler*)

Ascribe **meaning to synthesisable data** types
(needs a language with dependent types)

Dangers in unsigned binary addition

```
-- Unsigned binary addition in simulation
addU : (w,x,y,c : Nat)
      Unsigned w x → Unsigned w y → Bit c →
      Unsigned (S w) (plus c (plus x y))

pat c, cin ⇒
  addU 0 0 0 c UNil UNil cin
    = UCons _ 0 c UNil cin

pat w, c, xsn, xn, xbs, xb, ysn, yn, ybs, yb, cin ⇒
  addU (S w) _ _ c (UCons w xsn xn xbs xb)
    (UCons w ysn yn ybs yb)
    cin
    = case (addBit _ _ _ cin xb yb) of
      pat a, b, prf, cin', lsb
        ⇒ (MkBitPair a b _ prf cin' lsb) ⇒
          let rec = addU _ _ _ _ xbs ybs cin'
            ans = UCons _ _ _ rec lsb
          in eqInd2 _ _ _
              prfAddU c xn yn a b xsn ysn prf
              (λh ⇒ Unsigned (S (S w)) h)
              ans
```

Similar to Brady's proposal in
“Constructing correct circuits”, 2007.

But what about **synthesis**?

Dangers in unsigned binary addition

-- Unsigned binary addition in simulation

```
addU : (w,x,y,c : Nat)
      Unsigned w x → Unsigned w y → Bit c →
      Unsigned (S w) (plus c (plus x y))
```

```
pat c, cin ⇒
  addU 0 0 0 c UNil UNil cin
    = UCons _ 0 c UNil cin
```

```
pat w, c, xsn, xn, xbs, xb, ysn, yn, ybs, yb, cin ⇒
  addU (S w) _ _ c (UCons w xsn xn xbs xb)
    (UCons w ysn yn ybs yb)
    cin
  = case (addBit _ _ _ cin xb yb) of
    pat a, b, prf, cin', lsb
    ⇒ (MkBitPair a b _ prf cin' lsb) ⇒
      let rec = addU _ _ _ _ xbs ybs cin'
        ans = UCons _ _ _ rec lsb
      in eqInd2 _ _ _
        prfAddU c xn yn a b xsn ysn prf
        (λh ⇒ Unsigned (S (S w)) h)
        ans
```

Goal is to safely reason about:

circuit runtime

VS

elaboration-time

VS

typechecking only?

Dangers in unsigned binary addition

```
-- Unsigned binary addition in simulation
addU : (w,x,y,c : Nat)
      Unsigned w x → Unsigned w y → Bit c →
      Unsigned (S w) (plus c (plus x y))

pat c, cin ⇒
  addU 0 0 0 c UNil UNil cin
    = UCons _ 0 c UNil cin

pat w, c, xsn, xn, xbs, xb, ysn, yn, ybs, yb, cin ⇒
  addU (S w) _ _ c (UCons w xsn xn xbs xb)
    (UCons w ysn yn ybs yb)
    cin
  = case (addBit _ _ _ cin xb yb) of
      pat a, b, prf, cin', lsb
      ⇒ (MkBitPair a b _ prf cin' lsb) ⇒
          let rec = addU _ _ _ _ xbs ybs cin'
            ans = UCons _ _ _ rec lsb
          in eqInd2 _ _ _
                prfAddU c xn yn a b xsn ysn prf
                (λh ⇒ Unsigned (S (S w)) h)
                ans
```

Chapter 5 contribution

Further investigation of use cases for **dependently typed** HDLs, representing **circuits as functions**:

- Minimal type complexity — enjoy a **single language** for entire circuit lifetime
- Moderate type complexity — enjoy tracking and informing **non-functional circuit properties** at compile-time
- Full functional verification — **Scales well** for combinatorial DSP implementations, and shows promise for synchronous circuits.

Take a **small** dependently typed **software language**, TinyIdris,
then layer our **experimental features** on top.

Our features:

Erasure

Distinguish typechecking time vs rest
Also applies to *data*

Staging

Distinguish elaboration vs circuit
run-times

Synthesis

Derive bit representations for user types
Perform elaboration

Chapter 6 contribution

- **toatie**: an **open source implementation** for combinatorial circuits
- **Phases of circuit lifetime** are the challenge
- Two features used as **software optimisation** become **necessary** for an HDL
- Synthesis can **lean on two existing parts** of dependently typed compilers


Erasure

Discard terms only needed during typechecking


We use *irrelevance* (with *ICC**) to direct *erasure* absolutely

Typechecker prevents path from *Irrelevant* back to *Relevant*

$$\frac{\Gamma \vdash (\Pi\{x : S\} \rightarrow T) : \text{Type} \quad \Gamma; \lambda\{x : S\} \vdash e : T \quad x \notin \text{FV}(\mathcal{E}[e])}{\Gamma \vdash (\lambda\{x : S\}. e) : \Pi\{x : S\} \rightarrow T}$$




Erasure



After typechecking, ICC*'s **extraction** performs **erasure**

$\mathcal{E}[\![x]\!]$	$= x$	(variables)
$\mathcal{E}[\![\Pi(x : S) \rightarrow T]\!]$	$= \Pi(x : \mathcal{E}[\![S]\!]) \rightarrow \mathcal{E}[\![T]\!]$	(Explicit Π)
$\mathcal{E}[\![\Pi\{x : S\} \rightarrow T]\!]$	$= \forall(x : \mathcal{E}[\![S]\!]) \rightarrow \mathcal{E}[\![T]\!]$	(Implicit Π)
$\mathcal{E}[\![\lambda(x : S). e]\!]$	$= \lambda(x : \mathcal{E}[\![S]\!]). \mathcal{E}[\![e]\!]$	(Explicit λ)
$\mathcal{E}[\![\lambda\{x : S\}. e]\!]$	$= \mathcal{E}[\![e]\!]$	(Implicit λ)
$\mathcal{E}[\![e \ u]\!]$	$= \mathcal{E}[\![e]\!] \ \mathcal{E}[\![u]\!]$	(Explicit application)
$\mathcal{E}[\![e \ \{u\}]\!]$	$= \mathcal{E}[\![e]\!]$	(Implicit application)

Staging




Staging distinguishes **elaboration** and **circuit run-time**

Ensures elaboration can complete *without* inspecting any **circuit run-time** values

Uses the `[]...`, `~`, `!`, and `<...>` syntax

Staging



Typechecker extensions ensure consistent use

Prevents values known only at circuit run-time from being used during elaboration time

$$\frac{(\lambda x :_n S) \in \Gamma \quad n \leq m}{\Gamma_m \vdash x : S} \text{ (var}_\lambda \text{)}$$


Automatic bit representations

Since we represent circuits as **plain functions**,
we need a way to synthesise **user data types** into bit representations

```
simple Vect : Nat → Type → Type where  
  VNil    : {a : Type}                                → Vect Z      a  
  VCons   : {a : Type} → {k : Nat} → a → Vect k a → Vect (S k) a
```



Let's reuse the already required **unification engine** for help

Automatic bit representations



Normalisation to a netlist

We reuse the **normalisation (by evaluation)** system also required in typechecking to normalise down to a tiny language which is circuit-friendly:



The *future*

(what's left to do?)

Further work

- Support for **synchronous logic**
- ...and its place in our **correct-by-construction verification**
 - A fully-typed synthesis scheme
 - A formalisation of synthesisability requirements
 - A rebase on Idris 2
 - Netlist optimisations for vendor tools

The *impact* (outputs and more contributions)

- Exploring Zynq MPSoC: With PYNQ and Machine Learning Applications

L. Crockett, D. Northcote, C. Ramsay, F. Robinson, and R. Stewart

Strathclyde Academic Media, Book — 2019

- Control and Visualisation of a Software Defined Radio System on the Xilinx RFSoc Platform
Using the PYNQ Framework

J. Goldsmith, C. Ramsay, D. Northcote, K. W. Barlee, L. Crockett, and R. Stewart

IEEE Open Access, Journal paper — 2020

- On Applications of Dependent Types to Parameterised Digital Signal Processing Circuits

C. Ramsay, L. Crockett, and R. Stewart

2021 IEEE MWSCAS, Conference paper — 2021

- Low-cost, High-speed Parallel FIR Filters for RFSoc Front-Ends Enabled by CλaSH

C. Ramsay, L. Crockett, and R. Stewart

IEEE Asilomar, Conference paper — 2021

- Data for **toatie**— A Hardware Description Language With Dependent Types


C. Ramsay, L. Crockett, and R. Stewart

Self-published, Digital artefact — 2022

HAFLANG

an EPSRC project for the
Hardware Acceleration of
Functional Languages

haflang.github.io



Appendix

Dangers in unsigned binary addition

-- Unsigned binary addition in simulation

```
addU : (w,x,y,c : Nat)
      Unsigned w x → Unsigned w y → Bit c →
      Unsigned (S w) (plus c (plus x y))
```

pat c, cin ⇒

```
addU 0 0 0 c UNil UNil cin
= UCons _ 0 c UNil cin
```

pat w, c, xsn, xn, xbs, xb, ysn, yn, ybs, yb, cin ⇒

```
addU (S w) _ _ c (UCons w xsn xn xbs xb)
      (UCons w ysn yn ybs yb)
      cin
= case (addBit _ _ _ cin xb yb) of
  pat a, b, prf, cin', lsb
    ⇒ (MkBitPair a b _ prf cin' lsb) ⇒
      let rec = addU _ _ _ _ xbs ybs cin'
        ans = UCons _ _ _ rec lsb
      in eqInd2 _ _ _
        prfAddU c xn yn a b xsn ysn prf
        (λh ⇒ Unsigned (S (S w)) h)
        ans
```

Let's subdue the “noise”

Dangers in unsigned binary addition

```
-- Unsigned binary addition in simulation
```

```
addU : (w,x,y,c : Nat)
      Unsigned w x → Unsigned w y → Bit c →
      Unsigned (S w) (plus c (plus x y))
```

```
pat c, cin ⇒
  addU 0 0 0 c UNil UNil cin
    = UCons _ 0 c UNil cin
```

```
pat w, c, xsn, xn, xbs, xb, ysn, yn, ybs, yb, cin ⇒
  addU (S w) _ _ c (UCons w xsn xn xbs xb)
    (UCons w ysn yn ybs yb)
    cin
  = case (addBit _ _ _ cin xb yb) of
    pat a, b, prf, cin', lsb
    ⇒ (MkBitPair a b _ prf cin' lsb) ⇒
      let rec = addU _ _ _ _ xbs ybs cin'
      ans = UCons _ _ _ rec lsb
    in eqInd2 _ _ _
      prfAddU c xn yn a b xsn ysn prf
      (λh ⇒ Unsigned (S (S w)) h)
      ans
```

What do the types **guarantee**?

What do they *not* guarantee?

Dangers in unsigned binary addition

-- Unsigned binary addition in simulation

```
addU : (w,x,y,c : Nat)
      Unsigned w x → Unsigned w y → Bit c →
      Unsigned (S w) (plus c (plus x y))
```

```
pat c, cin ⇒
  addU 0 0 0 c UNil UNil cin
    = UCons _ 0 c UNil cin
```

```
pat w, c, xsn, xn, xbs, xb, ysn, yn, ybs, yb, cin ⇒
  addU (S w) _ _ c (UCons w xsn xn xbs xb)
    (UCons w ysn yn ybs yb)
    cin
    = case (addBit _ _ _ cin xb yb) of
      pat a, b, prf, cin', lsb
        ⇒ (MkBitPair a b _ prf cin' lsb) ⇒
          let rec = addU _ _ _ _ xbs ybs cin'
            ans = UCons _ _ _ rec lsb
          in eqInd2 _ _ _
                prfAddU c xn yn a b xsn ysn prf
                (λh ⇒ Unsigned (S (S w)) h)
                ans
```

Data constructors for **synthesisable**
types have **non-synthesisable**
arguments!

Dangers in unsigned binary addition

```
-- Unsigned binary addition in simulation
addU : (w,x,y,c : Nat)
      Unsigned w x → Unsigned w y → Bit c →
      Unsigned (S w) (plus c (plus x y))

pat c, cin ⇒
  addU 0 0 0 c UNil UNil cin
    = UCons _ 0 c UNil cin

pat w, c, xsn, xn, xbs, xb, ysn, yn, ybs, yb, cin ⇒
  addU (S w) _ _ c (UCons w xsn xn xbs xb)
    (UCons w ysn yn ybs yb)
    cin
  = case (addBit _ _ _ cin xb yb) of
      pat a, b, prf, cin', lsb
        ⇒ (MkBitPair a b _ prf cin' lsb) ⇒
            let rec = addU _ _ _ _ xbs ybs cin'
              ans = UCons _ _ _ rec lsb
            in eqInd2 _ _ _
              prfAddU c xn yn a b xsn ysn prf
              (λh ⇒ Unsigned (S (S w)) h)
              ans
```

How do we know **which function arguments must be applied** before the function becomes synthesisable?

Dangers in unsigned binary addition

```
-- Unsigned binary addition in simulation
addU : (w,x,y,c : Nat)
      Unsigned w x → Unsigned w y → Bit c →
      Unsigned (S w) (plus c (plus x y))

pat c, cin ⇒
  addU 0 0 0 c UNil UNil cin
    = UCons _ 0 c UNil cin

pat w, c, xsn, xn, xbs, xb, ysn, yn, ybs, yb, cin ⇒
  addU (S w) _ _ c (UCons w xsn xn xbs xb)
    (UCons w ysn yn ybs yb)
    cin
  = case (addBit _ _ _ cin xb yb) of
      pat a, b, prf, cin', lsb
        ⇒ (MkBitPair a b _ prf cin' lsb) ⇒
            let rec = addU _ _ _ _ xbs ybs cin'
              ans = UCons _ _ _ rec lsb
            in eqInd2 _ _ _
              prfAddU c xn yn a b xsn ysn prf
              (λh ⇒ Unsigned (S (S w)) h)
              ans
```

We pattern match on circuit runtime values...

Is this is irrefutably OK? Can elaboration complete?

Dangers in unsigned binary addition

-- Unsigned binary addition in simulation

```
addU : (w,x,y,c : Nat)
      Unsigned w x → Unsigned w y → Bit c →
      Unsigned (S w) (plus c (plus x y))
```

```
pat c, cin ⇒
  addU 0 0 0 c UNil UNil cin
    = UCons _ 0 c UNil cin
```

```
pat w, c, xsn, xn, xbs, xb, ysn, yn, ybs, yb, cin ⇒
  addU (S w) _ _ c (UCons w xsn xn xbs xb)
    (UCons w ysn yn ybs yb)
    cin
  = case (addBit _ _ _ cin xb yb) of
    pat a, b, prf, cin', lsb
    ⇒ (MkBitPair a b _ prf cin' lsb) ⇒
      let rec = addU _ _ _ _ xbs ybs cin'
        ans = UCons _ _ _ rec lsb
      in eqInd2 _ _ _
        prfAddU c xn yn a b xsn ysn prf
        (λh ⇒ Unsigned (S (S w)) h)
        ans
```

Goal is to safely reason about:

circuit runtime

VS

elaboration-time

VS

typechecking only?

Dangers in unsigned binary addition — reprise

```
-- Unsigned binary addition (in toatie)
addU : (w : Nat) → {x,y,c : Nat} →
  ⟨ Unsigned w x ⟩ → ⟨ Unsigned w y ⟩ → ⟨ Bit c ⟩ →
  ⟨ Unsigned (S w) (plus c (plus x y)) ⟩

pat c, cin ⇒
  addU 0 {0} {0} {c} [[ UNil ]] [[ UNil ]] cin
    = [[ UCons {_} {0} {c} UNil ~cin ]]

pat w, c, xsn, xn, xbs, xb, ysn, yn, ybs, yb, cin ⇒
  addU (S w) {_} {_} {c} [[ UCons {w} {xsn} {xn} xbs xb ]]
    [[ UCons {w} {ysn} {yn} ybs yb ]]
    cin
    = [[ case (addBit {_} {_} {_} ~cin xb yb) of
      pat a, b, prf, cin', lsb
      ⇒ (MkBitPair {a} {b} {_} {prf} cin' lsb) ⇒
      let rec = ~(addU _ {_} {_} {_} [[ xbs ]] [[ ybs ]] [[ cin' ]])
      ans = UCons {_} {_} {_} rec lsb
      in eqInd2 {_} {_} {_}
        {prfAddU c xn yn a b xsn ysn prf}
        {λh ⇒ Unsigned (S (S w)) h} ans
    ]]
```

Data constructors for
synthesisable types have
non-synthesisable
arguments!

How do we know which
function arguments must be
applied before the function
becomes synthesisable?

We pattern match on circuit
runtime values...

Dangers in unsigned binary addition — reprise

```
-- Unsigned binary addition (in toatie)
addU : (w : Nat) → {x,y,c : Nat} →
  ⟨ Unsigned w x ⟩ → ⟨ Unsigned w y ⟩ → ⟨ Bit c ⟩ →
  ⟨ Unsigned (S w) (plus c (plus x y)) ⟩

pat c, cin ⇒
  addU 0 {0} {0} {c} [[ UNil ]] [[ UNil ]] cin
    = [[ UCons { _ } {0} {c} UNil ~cin ]]

pat w, c, xsn, xn, xbs, xb, ysn, yn, ybs, yb, cin ⇒
  addU (S w) { _ } { _ } {c} [[ UCons {w} {xsn} {xn} xbs xb ]]
    [[ UCons {w} {ysn} {yn} ybs yb ]]
    cin
    = [[ case (addBit { _ } { _ } { _ } ~cin xb yb) of
      pat a, b, prf, cin', lsb
      ⇒ (MkBitPair {a} {b} { _ } {prf} cin' lsb) ⇒
      let rec = ~(addU _ { _ } { _ } [[ xbs ]] [[ ybs ]] [[ cin' ]])
      ans = UCons { _ } { _ } { _ } rec lsb
      in eqInd2 { _ } { _ } { _ }
        {prfAddU c xn yn a b xsn ysn prf}
        {λh ⇒ Unsigned (S (S w)) h} ans
    ]]
```

Data constructors for
synthesisable types have
non-synthesisable
arguments!

How do we know which
function arguments must be
applied before the function
becomes synthesisable?

We pattern match on circuit
runtime values...

Normalisation to a netlist

We reuse the **normalisation (by evaluation)** system also required in typechecking

Our irrelevance and staging annotations mean we can hopefully normalise down to a tiny language which is circuit-friendly:

$\tau, \sigma ::=$ $D_S \overline{\tau}$	Types Fully applied simple type
$a ::=$ x $ C_S \overline{a}$	Argument expressions Local variable Fully applied simple data constructor
$e ::=$ x $ C_S \overline{a}$ $ \text{case } x \text{ of } \overline{alt} [\text{default } a]$ $ \pi_i^C x$	Subexpressions Local variable Fully applied simple data constructor Case with optional default Projection
$alt ::= C_S \overline{x} \rightarrow a$	Alternatives
$g ::= \lambda \overline{x} : \overline{\tau} . \text{let } \overline{y} : \overline{\sigma} \mapsto \overline{e} \text{ in } z$	Top-level circuit